

**CMVD Frontend  
DHEP Annual Meeting 2022  
06/05/2022**




**Yuvaraj E, On behalf of INO Team**

# Contents

1. DAQ Requirements for CMVD
2. Trip-T
3. VMM3a
4. WEEROC chip Comparison
5. Citiroc based Front end Design and preliminary results
6. DRS4 based Front end Design and preliminary results
7. Future plan

<b>Features</b>	<b>CMVD DAQ Specifications</b>
<b>Channels</b>	64 or 32
<b>Polarity</b>	Positive
<b>Detector</b>	SIPM S13360-2050VE
<b>HV Trimming</b>	Range ~1V
<b>Architecture</b>	LG Charge, HG Charge and Timing
<b>Amplifier gain</b>	Reasonable gain
<b>Shaper peaking time</b>	Tunable to capture Peak amplitude
<b>ADCs</b>	12 bit
<b>Charge Dynamic range &amp; resolution</b>	50pC , 0.04pC
<b>Timing resolution</b>	100ps – 150ps
<b>Multiplexed Analog out</b>	Required if external ADC needed
<b>Trigger Out</b>	ToT or ORed Time or charge trigger
<b>Readout</b>	Reasonable (Dead time :100us)
<b>Detecting method</b>	Capturing and digitizing of CMVD signals on RPC stack muon trigger.
<b>LG, HG and TAC</b>	At least 32 channel LG charge, HG charge and Timing from one card.

## TRIP T Front End




### Features:

- 32 channel charge amplifier
- Charge and time of arrival output per channel
- 48 depth Analog pipeline storage per channel for both parameters
- 16 digital outputs crossing set threshold at a time
- Multiplexed valid channel readout
- Common Test pulse for calibration



**Trip-t chip designed by Prof. Abderrezak Mekkaoui for D0 FE electronics**

# TRIP T Front End



- 32 Channel charge amplifier
- Charge & time of arrival o/p per channel
- 49 deep analog pipeline storage per channel for both parameters
- 16 digital o/ps crossing set threshold at a time
- Multiplexed valid channel readout
- Common test pulse for calibration


# TFB Module designed for T2K ND280 Detector Readout




Control Register access using chip scope

Due to lack of technical support for Trip T we stopped pursuing further.

# VMM 3a ASIC





- ~ Programmable Input polarity
- Input capacitance sub-pF to nF
- Gain: 0.5,1,3,4,5,6,9,12,16 mV/fC
- Shaper along with Baseline restorer
- Adjustable Peaking time
- 25,50,100 and 200ns
- Discriminator Threshold programmable using 10 bit DAC
- Peak Amplitude detection
- 200ns Dead time once a peak found
- 10 bit ADC for Peak amplitude**
- TAC Ramp Duration :
- 60ns,100ns,350ns,650ns.
- 8 bit ADC for timing measurement**
- 6 bit ADC for logic for triggering

### Three Modes of Readout

1. Two Phase analog Mode
2. Continuous or Continuous + Ext trigger mode
3. L0 mode

But this chip covers only a dynamic range of 2pC which is not sufficient for CMVD requirement.

## WEEROC Chips

Features	Citiroc 1A	Petiroc 2a	Triroc 1A
<b>Channels</b>	32	32	64
<b>Polarity</b>	Positive	Positive or negative	Positive or negative
<b>Detector</b>	SIPM,RPCs	SIPM,RPCs	SIPM
<b>HV Trim</b>	8bit DAC ~2.5V or 4.5V range	8bit DAC ~1V (4mV res)	8bit DAC ~ 2.2V
<b>Architecture</b>	Amplifier, LG Amplifier & CR-RC Shaper, HG Amplifier & CR-RC Shaper, Fast Shaper for Trigger	Amplifier, LG CR-RC Shaper, SCA/ Peak detector, TAC, ADCs	Amplifier, LG and HG CR-RC Shaper, SCA/ Peak detector, TAC,ADCs
<b>AMP gain</b>	Programmable for HG and LG amplifier using 6 bit DAC	Fixed gain 40	13mV/p.e positive 16.5mV/p.e negative
<b>Shaper peaking time</b>	Adjustable 12.5ns to 87.5ns ( resolution 12.5ns)	Adjustable 25,50,75 100 ns	Adjustable 10ns to 1.28us (10ns res)
<b>ADCs</b>	No ADC, External ADC	10 bit – Peak or SCA 10 bit - TAC	10 bit – Peak or SCA 10 bit - TAC
<b>Charge Dynamic range &amp; resolution</b>	160 fC - 400 pC i.e. 2500 pe	0-480 pC i.e. 3000 pe	HG : 100 pe, LG : 3000 pe,
<b>Timing resolution(With 40 MHz ref clk)</b>	No Timing, External TDC	100 ps	88 ps


<b>Multiplexed Analog out</b>	LG Peak or SCA HG Peak or SCA	LG Peak or SCA out	LG (Peak or SCA) , HG (Peak or SCA) and TAC,
<b>Trigger Out</b>	Disc out all 32, Charge NOR32, Time NOR32	Disc out all 32, Charge OR32, Time OR32	Time trig ch, Charge OR64, Time OR64,
<b>Package</b>	TQFP160 – TFBGA353	TQFP208 – TFBGA353	BGA (12x12mm, 353 balls)
<b>Readout</b>	Multiplexed Analog out	1 line serial at 160MHz	4 line serial at 160MHz
<b>Detecting method</b>	Local trig using 32 ch Disc out and issue hold signal when RPC trigger and local trigger matches	Local trig using 32 ch Disc out and issue hold signal when RPC trigger and local trigger matches	Issue Hold signal when RPC trigger comes, Note: shapers peaking time to be set close to RPC trigger latency.
<b>LG,HG and TAC</b>	32 Ch LG charge 32 Ch HG charge	32 Ch LG charge INT ADC, 32 CH TAC INT ADC.	LG 64 ch charge INT ADC , HG 64 Ch TAC INT ADC and MUX HG charge (peak or SCA) EXT ADC
<b>Price</b>	-	28650 each+18% or 5 % GST(100 Qty)	RS. 48000 each + 18% or 5 % GST( 50 Qty) RS. 40820 each + 18% or 5 % GST( 100 Qty)

**Citiroc** doesn't have internal ADCs but consist of separate LG and HG path


**Petiroc** doesn't have separate high gain and low gain path.

**Triroc** doesn't have dedicated discriminator outputs. No local trigger.


# Citiroc 1A




# CITIROC timing and Latency requirement



$$\text{CMVD Trigger} = 40 + 5 + 20 + 75 = 140 \text{ ns}$$




# Testing of Citiroc using A1702/DT5702 module




Setup done by Raj Shah


ADC # 31



LED spectrum acquired by CITIROC




High Gain Shaper response of Citiroc with LED source



Typical Trigger logic and DAQ response

chg[30]




Acquired ADC response of one of the HG channel in Cosmic muon test

# DRS4 Usability

- Pulse Time : 150 ns
- Sampling Time before pulse : 50 ns
- Overhead 100 ns
  - 30 ns jitter because of 5m long Scintillator/Fibre
- Total Sampling time : 300 ns
- Muon signals from SiPM have rise time of 5-10 ns
- Thus DRS4 sampling rate of 1 GSa/s is sufficient
- 1024 Samples at 1 GHz Sampling clock gives us 1.024  $\mu$ s history
  - This is greater than 285 ns trigger latency + 300 ns sampling time
- Input signal range up to 1 V, at a gain of 1200 ohm
- DRS4 sampler is suitable in terms of timing and signal amplitude





# DRS4 Based SiPM Data Acquisition Board




# Data Throughput Calculation for a single DAQ Board after ZS

- Assuming a) ZS is active, b) CM is inactive
- Rejecting all noise pulses leaves only muon pulses
- The max occupancy rate for a scintillator is 15 Hz
- In a CMVD DAQ board we have 40 SiPMs
- We need to record the pulse profile for at most 300 ns
- For 1 GHz sampling frequency, 300 ns converts to 300 samples. Also we have ADC of maximum 16 bits (2 bytes).
- Thus data rate can be calculated as:
  - $Data\ Rate = 40\ SiPMs \times 300\ samples \times 2\ bytes \times 15\ Hz$
  - Thus maximum data rate shall be 360 kBytes/s OR **3.6 Mbits/s**
- Data rate of 3.6 Mbps is easily sustainable with Wiznet W5300 + NIOS II combination


# Dicounter Testing using DRS4



# CMVD DAQ System Block Diagram



# Prototyping with the mini-ICAL



# Immediate action

1. Decision to use DRS4 or Citiroc 1A based on results
2. FE prototyping including SiPM bias and LED calibration facility

# Future plan

1. All subsystem development and Software design
2. Procurement of all components required for CMVD
3. Mass production and testing
4. Integration and Commissioning

Thank You

